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We directly image hot spot formation in functioning mono- and bilayer graphene field effect 
transistors (GFETs) using infrared thermal microscopy. Correlating with an electrical-thermal 
transport model provides insight into carrier distributions, fields, and GFET power dissipation. 
The hot spot corresponds to the location of minimum charge density along the GFET; by chang-
ing the applied bias this can be shifted between electrodes or held in the middle of the channel in 
ambipolar transport. Interestingly, the hot spot shape bears the imprint of the density of states in 
mono- vs. bilayer graphene. More broadly, we find that thermal imaging combined with self-
consistent simulation provides a non-invasive approach for more deeply examining transport and 
energy dissipation in nanoscale devices. 
 
 
Published in Nano Letters, DOI: 10.1021/nl1011596 
http://pubs.acs.org/doi/abs/10.1021/nl1011596  
2 
Power dissipation is a key challenge in modern and future electronics.
1, 2
 Graphene is consi-
dered a promising new material in this context, with electrical mobility and thermal conductivity 
over an order of magnitude greater than silicon.
3, 4
 Graphene is a two-dimensional crystal of sp
2
-
bonded carbon atoms, whose electronic properties can be tuned with an external gate.
5, 6
 By vary-
ing the gate voltage (VG) with respect to source (S) or drain (D) terminals, as labeled in Fig. 1, 
the electron and hole densities can be altered, resulting in an ambipolar GFET.
7
 At large source-
drain voltage bias (VSD), the electrostatic potential varies significantly along the channel, leading 
to an inhomogeneous distribution of carrier types, densities, and drift velocities. The power dis-
sipated is related to the local current density (J) and electric field (F) in samples larger than the 
carrier mean free paths (P’ = J⋅F).8 Thus, a GFET with large applied bias should have regions of 
varying power dissipation, tied to the local charge density and electrostatic profile. 
Two recent studies
9, 10
 have revealed the effect of Joule heating in monolayer graphene us-
ing Raman thermometry. However, the small size of devices investigated (1-2 μm) did not allow 
detailed spatial imaging. In this work, we utilize sufficiently large samples (~25 μm) and use 
infrared (IR) thermal microscopy to observe clear spatial variations of dissipated power, in both 
monolayer and bilayer graphene devices. In addition, we introduce a comprehensive simulation 
approach which reveals the coupling of electrostatics, charge transport and thermal effects in 
GFETs. The combination of thermal imaging and self-consistent modeling also provides a non-
invasive method for in situ studies of transport and power dissipation in such devices. 
We prepared mono- and bilayer GFETs, as shown in Fig. 1b and described in the Supple-
mentary Information. For consistency, we refer to the ground electrode as the drain and the bi-
ased electrode as the source regardless of the majority carrier type or direction of current flow. 
Sheet resistance vs. gate voltage (RS-VGD-0) measurements are shown in Fig. 1c, at low bias (VSD 
= 20 mV). Here, we subtract the so-called Dirac voltage (V0) which is the gate voltage at the 
charge neutrality point. Gate voltages lower and higher than V0 provide holes and electrons as the 
majority carriers, respectively.
11
 At low bias the graphene sheet resistance is given by RS = 
1/[qμ0(n + p)], where μ0 is the low-field mobility, n and p are the electron and hole carrier densi-
ties per unit area, respectively, and q is the elementary charge. Our new charge density model 
takes into account thermal generation
12
 (nth) and residual puddle density
13
 (npd) as detailed fur-
ther below. At high temperatures in our measurements the former often dominates. The fit in Fig. 
3 
1c is obtained with R = RC + RSL/W, where RC = 300 Ω is the measured contact resistance, L and 
W are the length and width of the GFET. Good agreement is obtained, with only two fitting pa-
rameters μ0 = 3590 cm
2
V
-1
s
-1 
and npd = 1.2×10
11 
cm
-2
, consistent with previous reports.
13, 14
 We 
note that at low VSD bias the electrostatic potential and Fermi level are nearly flat along the gra-
phene, and the charge density is constant and determined only by the gate voltage, impurities, 
and temperature. 
On the other hand, a large VSD bias induces a significant spatial variation of the potential in 
the GFET. This leads to changes in carrier density, electric field, and power dissipation along the 
channel. In turn, this results in a spatial modulation of the device temperature, as revealed by our 
IR microscopy. We first consider the monolayer graphene device, as shown in Figs. 1d and 2. 
The temperature profiles along the graphene channel are displayed in Fig. 1d with various VSD at 
VGD-0 = -33 V (strongly hole-doped transport), and the temperature increases linearly with ap-
plied power as expected (see Fig. 1d inset). 
Figure 2 shows imaged temperature maps with distinct hot spots that vary along the channel 
with the applied voltage (also see supplementary movie file
15
). This implies that the primary 
heating mechanism is due to energy loss by carriers within the graphene channel, and not due to 
contact resistance. However, we note the raw temperature reported by the IR microscope is lower 
than the actual GFET temperature, and must be corrected before being compared with our simu-
lation results below.
16
 Figures 2a-c show raw thermal IR maps of the monolayer GFET for VGD-0 
= -3.7 V, 3 V, and 12.2 V with VSD = 10 V, 12 V, and 10 V, respectively. These represent three 
scenarios, i.e. (a) unipolar hole-majority channel, (b) ambipolar conduction, and (c) unipolar 
electron-majority channel. In the hole-doped regime, at VGD-0 = -3.7 V (Figs. 2a,d,g), the hole 
density is minimum near the drain and a hot spot develops there (left side). As the back-gate vol-
tage increases to VGD-0 = 3 V (Figs. 2b,e,h), the graphene becomes electron-doped at the drain. 
Given that VSD = 12 V, the region near the source remains hole-doped as VGS = VGD-VSD = -9 V. 
This is an ambipolar conduction mode, with electrons as majority carriers near the drain, and 
holes near the source as indicated by the block arrows in Fig. 2b. The minimum charge density 
point is now towards the middle of the channel, with the hot spot correspondingly shifted. At 
VGD-0 = 12.2 V (Figs. 2c,f,i) electrons are majority carriers throughout the graphene channel, and 
the hot spot forms near the source electrode (right side). In other words, as the gate voltage 
4 
changes, the device goes from unipolar hole to ambipolar electron-hole and finally unipolar elec-
tron conduction, with the hot spot shifting from near the drain to near the source. This is precise-
ly mirrored in the temperature profiles along the graphene channel, as shown in Fig. 2d-f (lower 
panels). 
To obtain a quantitative understanding of this behavior, we introduce a new model of mono-
layer and bilayer GFETs by self-consistently coupling the current continuity, thermal, and elec-
trostatic (Poisson) equations. This is a drift-diffusion approach
8, 17
 suitable here due to the large 
scale (~25 μm) and elevated temperatures of the GFET, with carrier mean free paths much short-
er than other physical dimensions. For example, the electron mean free path may be estimated 
as
18
 ln ≈ (h/2q)μ(n/π)
1/2
 ≈ 30 nm, for typical n = 5 × 1011 cm-2 and μ = 3600 cm2/V⋅s in our sam-
ples. The phonon mean free path has been estimated at
19
 lph ≈ 0.75 μm in freely suspended gra-
phene, although it is likely to be lower in graphene devices operated a high bias and high tem-
perature on SiO2 substrates. Both figures are much shorter than the device dimensions. 
We set up a finite element grid along the GFET, with x = 0 at the left electrode edge and x = 
L at the right electrode. The left electrode is grounded and all voltages are written with respect to 
it. The electron (nx) and hole (px) charge densities, velocity (vx), field (Fx), potential (Vx) and 
temperature (Tx) along the graphene sheet are computed iteratively until a self-consistent solution 
is found. The “x” subscript denotes all quantities are a function of position along the graphene 
device. We note that the temperature influences
20
 the charge density by changing the intrinsic 
carriers through thermal generation.
12
 This is particularly important when the local potential (Vx) 
along the graphene is near the Dirac point, and the carrier density is at a minimum. We also note 
that both electron and hole components of the charge density are self-consistently taken into ac-
count. The model properly “switches” from electron- to hole-majority carriers with the local po-
tential along the graphene, yielding the correct ambipolar behavior of the GFET. 
Starting from grid element x = 0, the current continuity condition gives: 
 
sgn( ) ( )D x x x x xI p n qW p n v    (1) 
where the subscript x is the position along the x-axis. The carrier densities per unit area are given 
by n,p = [±ncvx + (ncvx
2
 + 4nix
2
)
1/2
]/2, where upper (lower) signs correspond to holes (electrons).
21
 
Here ncvx = Cox(V0 – VGx)/q, Cox = ϵox/tox is the SiO2 capacitance per unit area, and VGx = VG – Vx 
5 
is the potential difference between the back-gate and graphene channel at position x. The intrin-
sic carrier concentration is
21
 nix
2
 ≈ nth
2
 + npd
2
, where nth = (π/6)(kBTx/ℏvF)
2
 are the thermally ex-
cited carriers in monolayer graphene,
12
 npd is the residual puddle concentration,
13
 and Tx is the 
temperature at position x. In bilayer graphene, nth = (2m
*
/πħ2)kBTxln(2) due to the near-parabolic 
bands.
22
 The velocity (vx) is obtained from the current and charge, and the local field (Fx) is cal-
culated from the velocity-field relation
7, 17, 23
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
 (2) 
which includes the velocity saturation vsat discussed below. The Poisson equation then relates the 
field to the potential along the graphene
17
 as Fx = ∂Vx/∂x. To include temperature we also self-
consistently solve the heat equation along the GFET as: 
 
 0 0x
T
A k P g T T
x x
  
    
  
, (3) 
where Px’ = IDFx is the Joule heating rate in units of Watts per unit length, A = WH is the gra-
phene cross-section (monolayer “thickness” H = 0.34 nm), k is the graphene thermal conductivi-
ty, g is thermal conductance to the substrate per unit length, and T0 is the ambient temperature. 
Interestingly, we note that the device simulations here are quite insensitive to the value of the 
graphene thermal conductivity (k ≈ 600–3000 Wm-1K-1),4, 9, 24 but much more sensitive to the 
heat sinking path through the SiO2 (g) and the exact device electrostatics. Thermal transport in 
large devices (L,W ≫ healing length LH ~ 0.2 μm, see Supplementary Information) is dominated 
by the thermal resistance of the SiO2 layer, rather than by heat flow along the graphene sheet it-
self. The thermal transport is reduced to a 1-dimensional problem as in previous work on carbon 
nanotubes (CNTs).
25, 26
 Thus, the thermal coupling between graphene and the silicon backside is 
replaced by an overall thermal conductance per unit length, g ≈ 1/[L(Rox + RSi)] ≈ 18 WK
-1
m
-1
 
(see Supplementary Information). This is significantly higher than that of a typical CNT on SiO2 
(~0.2 WK
-1
m
-1
),
25, 26
 due to the much greater width of the graphene sheet. In addition, heat sink-
ing from CNTs is almost entirely dominated by the CNT-SiO2 interface thermal resistance,
27
 
whereas thermal sinking from the graphene sheet is primarily limited by the 300 nm thickness of 
the SiO2 itself. 
6 
Figures 2a-c show raw temperature maps taken at the last point in the ID-VSD sweeps from 
Figs. 2g-i, respectively. Figures 2d-f show actual temperature cross-sections (bottom panels, 
scattered dots) and simulation results for charge density and temperature (top and bottom panels, 
lines). Here, the actual temperature of the graphene sheet is obtained based on the raw imaged 
temperature of Figs. 2a-c (Ref. 
16
 and Supplementary Information). Field dependence of mobility 
and velocity saturation are included with an effective mobility μx = μ0(1-|vx/vsat|) in our model. 
Here, vsat = vF|ESO/EF| is the saturation velocity, vF ≈ 10
6
 m/s is the Fermi velocity, EF is the Fer-
mi level with respect to the Dirac point (positive for electrons, negative for holes), and ESO ≈ 60 
meV is the dominant surface optical (SO) phonon energy for SiO2.
7
 Solid curves from simula-
tions show excellent agreement with the measured I-V characteristics (Figs. 2g-i) and good 
agreement with the measured temperature profiles (Figs. 2d-f)
28
 (also see Supplementary Infor-
mation, Figs. S7-S8). We find that vsat varies from 2.9×10
7
 cm/s to 8.8×10
7
 cm/s while the carrier 
density varies from 3.2×10
12
 cm
-2
 to 3.4×10
11
 cm
-2
. 
While the I-V characteristics show excellent agreement between experiment and simulation, 
the temperature profiles provide additional insight into transport and energy dissipation. Best 
agreement is found near the hot spot locations, marked by arrows in Fig. 2d-f, but a slight discre-
pancy exists between temperature simulation and data near the metal electrodes. We attribute this 
in part to inhomogeneous doping and charge transfer on micron-long scales between the metal 
electrodes and graphene.
29, 30
 In addition, recent work has also found that persistent Joule heating 
can lead to undesired charge storage in the SiO2 near the contacts where the fields are highest,
31
 
resulting in a possible discrepancy between the experiments and model calculations.  
Before moving on, we address a few simulation results which are related to, but not imme-
diately apparent from the temperature measurements. The calculated carrier density profiles 
along the GFET at each biasing scenario are shown in the upper panels of Figs. 2d-f, respective-
ly. The simulations confirm that temperature hot spots are always located at the position of min-
imum carrier density along the channel. This occurs near the grounded drain for hole conduction 
(Fig. 2d) and near the source for electron conduction (Fig. 2f). In ambipolar operation (Fig. 2e) 
the hot spot forms approximately at x = -7.5 μm in both simulation and measured temperature, 
which is the crossing point of electron and hole concentrations. In this case, the temperature dis-
tribution is broader, also in good agreement with the thermal imaging data. Thus, the temperature 
7 
measurement technique is an indicator of the electron and hole carrier concentrations, as well as 
the polarity of the graphene device. Combined with our simulation approach, non-invasive IR 
thermal imaging provides essential insight into the inhomogeneous charge density profile of the 
GFET channel under high bias conditions. In a sense, this finding is similar to the shift of elec-
troluminescence previously observed in ambipolar carbon nanotubes.
32
 However, due to the ab-
sence of an energy gap in monolayer graphene, carrier recombination at the pinch-off region re-
sults primarily in heat (phonon) dissipation rather than light (photon) emission.  
Figure 3 shows the thermal imaging of a bilayer GFET in unipolar hole doped (Fig. 3a with 
VGD-0 = -42 V), ambipolar (Fig. 3b with VGD-0 = -12 V), and unipolar electron doped transport re-
gimes (Fig. 3c with VGD-0 = 25 V). The qualitative temperature distributions are similar to the re-
spective monolayer GFET cases. For instance, the hot spots in both the hole and electron doped 
regimes are at the location of minimum carrier density. In ambipolar transport the peak tempera-
ture appears near the middle of the bilayer GFET, as shown in Fig. 3b and lower panel of Fig. 3e, 
similar to the monolayer GFET. However, the temperature profile in bilayer is much broader 
than in monolayer graphene, a distinct signature of the different band structure and density of 
states (Fig. 3i vs. Fig. 2i insets). This, in turn, alters the dependence of carrier densities on the 
electrostatic potential, and the magnitude of the thermally excited carrier concentration nth.
22
 To 
take these into account, we include the effective mass m
*
 ≈ 0.03m0 of the near-parabolic bilayer 
band structure
33, 34
 and the saturation velocity vsat ≈ (EOP/m
*
)
1/2
 independent of carrier density un-
like in monolayer graphene,
23
 where EOP ≈ 180 meV is an average optical phonon energy.
35
 The 
best overall agreement with the bilayer experimental data is found with μ0 = 1440 cm
2
V
-1
s
-1
 and 
npd = 0.7×10
11 
cm
-2
 as remaining parameters. Using this model all calculated ID-VSD curves (Fig. 
3g-i) and temperature distributions of the bilayer GFET (Fig. 3d-f) show excellent agreement 
with the experimental data. As with the monolayer graphene device, the thermal imaging ap-
proach combined with coupled electrical-thermal simulations yields deeper insight into the carri-
er distributions, polarity, and energy dissipation of the device at high bias. In addition, the 
agreement between simulations and thermal imaging near the contacts is improved in bilayer 
graphene, suggesting this system is less sensitive to charge transfer
29, 30
 or SiO2 charge storage 
near the two electrodes.
31
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Before concluding, it is relevant to summarize both fundamental and technological implica-
tions of our findings. Of relevance to high-field transport in graphene devices, we found that the 
power dissipation is uneven, and that the hot spot depends both on device voltages and electros-
tatics, and the density of states (e.g. monolayer vs. bilayer). The location of the hot spot corres-
ponds to that of minimum charge density in unipolar transport, and to that of charge neutrality in 
ambipolar operation. Interestingly, the hot spot can be controlled with the choice of voltages ap-
plied on the three terminals, such that independent thermal annealing of either the source or the 
drain, or of any region in between could be achieved, particularly in monolayer graphene. 
From a technological perspective, we have shown that graphene-on-insulator (GOI) devices 
pose similar thermal challenges as those of silicon-on-insulator (SOI) technology.
36-38
 For prac-
tical applications the SiO2 layer must be thinned to minimize temperature rise, or until parasitic 
(graphene-to-silicon) capacitance effects limit device performance. Moreover, we have shown 
that such thermal effects can be modeled self-consistently, by introducing a coupled solution of 
the continuity, thermal, and electrostatic equations. Finally, the combination of IR imaging and 
simulations reveals much more than electrical measurements alone, and opens up the possibility 
of non-invasive thermal imaging as a tool for other studies of high-field transport and energy dis-
sipation in nanoscale devices. 
 
Supporting Information Available: Details of sample fabrication and setup, additional 
model calculations of heat dissipation in graphene, and procedure for obtaining the true graphene 
temperature from the raw temperature imaged by the infrared scope. 
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Figure 1. Graphene field-effect transistors (GFETs). a, Schematic of GFET and infrared (IR) mea-
surement setup. Rectangular graphene sheet on SiO2 is connected to metal source (S) and drain (D) 
electrodes. Emitted IR radiation is imaged by 15x objective. b, Optical images of monolayer (25.2x6 
μm2) and bilayer (28x6 μm2) GFETs. Dashed lines indicate graphene contour. c, Sheet resistance vs. 
back-gate voltage VGD-0 = VGD-V0 (centered around Dirac voltage V0) of monolayer (closed points) and 
bilayer GFETs (open points) at T0 = 70 oC and ambient pressure. d, Imaged (raw) temperature along 
middle of monolayer GFET at varying VSD and VGD-0 = -33 V (hole-doped regime). Dotted vertical lines 
indicate electrode edges. The inset shows linear scaling of peak temperature with total power input. 
Temperature rise here is raw imaged data (Traw) rather than actual graphene temperature (see Fig. 2 
and Supplementary Information).16 
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Figure 2. Electrostatics of monolayer GFET hot spot. Imaged temperature map at a, VGD-0 = -3.7 V 
(hole doped), b, 3 V (ambipolar), and c, 12.2 V (electron doped conduction) with corresponding VSD = 10 
V, 12 V, and 10 V, respectively (approximately same total power dissipation). d-f, Charge density (upper 
panels, simulation) and temperature profiles (lower panels) along the channel, corresponding to the three 
imaged temperature maps. Symbols are temperature data, solid lines are calculations. Arrows indicate 
calculated (red) and experimental (black) peak hot spot position, in excellent agreement with each other 
and consistent with the position of lowest charge density predicted by simulations. g-i, Corresponding ID-
VSD curves (symbols: experiment, solid lines: calculation). Temperature maps were taken at the last bias 
point of the ID-VSD sweep. 
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Figure 3. Electrostatics of bilayer GFET hot spot. Imaged temperature map of bilayer GFET for a, VGD-0 
= -42 V, b, -12 V, and c, 25 V with corresponding VSD = -14.5 V, -20 V and 15 V, respectively. d-f, Electron 
and hole density (upper panels, simulation) and temperature profiles (lower panels). Symbols are experi-
mental data, solid lines are calculations. Arrows indicate calculated (red) and experimental (black) hot spot 
position, in excellent agreement with each other, and with the position of lowest charge density as predicted 
by simulations. g-i, Corresponding I-V curves (symbols: experiment, solid lines: calculations). Temperature 
maps were taken at the last bias point of the I-V sweep. The temperature profile of the bilayer GFET is 
much broader than that of the monolayer (Fig. 2), a direct consequence of the difference in the band struc-
ture and density of states (Fig. 2i and Fig. 3i insets). 
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1. Sample Fabrication and Experimental Setup 
We use mechanical exfoliation to deposit graphene onto 300 nm SiO2 with n+ doped (2.5×10
19 cm-3) 
Si substrate, which also serves as the back-gate.1 The substrate is annealed in a chemical vapor deposition 
(CVD) furnace at 400 ºC for 35 minutes in Ar/H2 both before and after graphene deposition.
2 Graphene is 
located using an optical microscope with respect to markers, confirmed by Raman spectroscopy as shown 
in Fig. S1,3 and GFETs are fabricated by electron-beam (e-beam) lithography, as shown in Fig. 1. Elec-
trodes are deposited on the graphene by e-beam evaporation (0.6/20/20 nm Ti/Au/Pd). An additional e-
beam lithography step is used to define 6 μm wide graphene channels, followed by an oxygen plasma etch. 
A 70 nm PMMA (polymethyl methacrylate) layer covers the samples to provide stable electrical characte-
ristics. Electrical and thermal measurements are performed using a Keithley 2612 dual channel source-
meter and the QFI InfraScope II infrared (IR) microscope, respectively. IR imaging is performed with the 
15× objective which has a spatial resolution of 2.8 μm, pixel size of 1.6 μm, and temperature resolution 
~0.1 oC after calibration.4 All measurements are made with the IR scope stage temperature at T0 = 70 °C. 
2.  Raman Spectroscopy and IR Imaging of GFETs 
2-A. Raman Spectroscopy 
The difference in the electronic band structure of monolayer and bilayer graphene can be detected by 
a shift in the Raman spectrum 2D band. Additionally, the 2D band Raman spectra of monolayer and bi-
layer graphene exhibit a single peak and four peaks respectively. In this study, Raman spectra were ob-
2 
tained using a Jobin Yvon LabRam HR 800-Raman spectrometer with a 633 nm laser excitation (power at 
the object: 3 mW, spot size: 1 μm) and a 100× air objective. Spectra were collected in eight iterations for 
16 seconds each. Figure S1 shows the Raman spectra obtained from the GFETs in Fig. 1b, which are mo-
nolayer and bilayer GFETs respectively. The Lorentzian fit with the single peak in Fig. S1 gives us a peak 
frequency of 2643.9 cm-1 and a full width at half maximum of 33.6, in agreement with previous findings.5 
In Fig. S1b, a fit result (red curve) for the spectrum of the second sample gives us four relatively shifted 
peak positions (green curves) with respect to the average frequency of the two main peaks: -56.74, -10.38, 
10.38, and 29.71 cm-1. These are consistent with previous reports in bilayer graphene.3  
2-B. Infrared (IR) Imaging of GFETs with the InfraScope II 
The InfraScope II with a liquid nitrogen-cooled InSb detector provides thermal imaging over the 2–4 
μm wavelength range, and working distances of about 1.5 cm with the 15× objective. Thermal mapping 
with is achieved by sequentially capturing images under different bias conditions. Therefore, the sample 
is mechanically fixed to the stage to prevent movement during measurements. The InfraScope sensitivity 
improves with increasing base temperature (T0) of the stage because the number of photons emitted in-
crease as T0
3. However, high temperatures can create convection air currents, resulting in a waved image. 
Therefore, the recommended stage temperature is between 70 and 90 oC.4  
Before thermal mapping the GFET, the sample radiance is acquired at the base temperature with no 
applied voltage (VGD = VSD = 0 V). The radiance image is used to calculate the emissivity of the sample at 
each pixel location before increasing the VSD bias. Figure S2 shows the emissivity image of (a) monolayer 
and (b) bilayer GFETs, where light blue colored regions indicate electrodes. After acquiring a radiance 
reference image, an unpowered temperature image is acquired to confirm the set-up as shown in Fig. S3a, 
where the temperature error is approximately ±0.5 oC. With these pre-conditions, we took thermal images 
under various applied voltages (Fig. S3b). 
The emissivity of the metal electrodes must be considered in order to resolve their temperature. For 
example, since the emissivity of polished Au is ~0.02 between T = 38-260 oC, QFI recommends a back-
ground stage temperature between 80 and 90 oC.4, 6 In our experiment, we used electrodes with Pd (20 nm) 
on top of an Au layer (20 nm) to increase the resolution of the instrument over the contacts (the emissivity 
of Pd is ~0.17 between T = 93-399 oC).6  
 
Figure S1. 2D band Raman spectra of (a) monolayer graphene and (b) bilayer graphene at room temperature. 
3 
 
Figure S2. Emissivity image of (a) monolayer graphene and (b) bilayer graphene. 
 
 
Figure S3. IR microscopy image of monolayer GFET (a) without applied voltage and (b) with VSD = -12 V 
and VGD-0 = -28 V at base T0 = 70 oC, where the region taken in (a) is the same region with Fig. S2a (note 
different scale bars). 
3. Heat Generation and Dissipation in GFET 
In our simulation code, the temperature profile along the graphene channel is obtained numerically, 
using the uneven heat generation profile from the electrical transport (described in the main body of the 
manuscript). However, additional physical insight can be obtained if we consider a simpler scenario of 
uniform heat generation Q and long fin (longer than carrier scattering lengths) such that ballistic effects 
may be neglected. In this case, the temperature profile along the graphene can be understood with the 
simpler one-dimensional fin equation:7  
 
2
0
2 2
0
H
T Td T Q
dx L k

    
Given the geometry of the device, this suggests the temperature distribution has a characteristic spatial 
(“healing”) length LH = (toxtGkG/kox)
1/2 ≈ 0.2 μm, where tG ≈ 0.34 nm is the graphene thickness and kG ≈ 
600 Wm-1K-1 is the graphene thermal conductivity on SiO2.
8 The healing length is a measure of the lateral 
temperature diffusion from a heat source along the graphene. The small LH means the local heat genera-
tion in the graphene is minimally diffused laterally, and is smaller than our IR scope resolution. In other 
words, there is little lateral broadening of the hot spot, and the heat flow path is mostly directed down-
wards through the 300 nm SiO2 layer. Thus, the temperature profile of the graphene qualitatively 
represents the heat generation profile. 
4 
3-A. Infrared Properties of PMMA, SiO2 and Si Layers  
Our devices are covered with a ~70 nm layer of PMMA to prevent spurious sample oxidation and 
significant shift in Dirac voltage (V0) after repeated measurements. The transmittance of PMMA in the 
infrared has been previously measured and is ~90% for 800 nm thick films in the 2-4 μm wavelengths.9 
Thus, our thinner PMMA films are >99% transparent over our thermal IR imaging range. 
To determine the near-infrared optical properties of the thermally grown SiO2 layer and the Si sub-
strate we calculated the wavelength-dependent absorption coefficient of thermally grown SiO2 from the 
Lorentz-Drude oscillator model10 of its near-IR dielectric function. The absorption coefficient is given by 
α(λ) = 4πnI/λ, where λ is the wavelength and nI the imaginary part of the complex refractive index. We 
also calculated the wavelength-dependent absorption coefficient for doped silicon using the free carrier 
absorption theory.11 The measured input parameters for the carrier density and resistivity of the doped 
silicon are 2.5 × 1019 cm-3 and 2.7 × 10-3 Ω⋅cm respectively. The optical depth for SiO2 and Si is given by 
1/α(λ) and is shown in the plots of Fig. S4. 
Since the optical depth for SiO2 of near-IR radiation in the region greatly exceeds the thickness of the 
SiO2 layer (300 nm), we can assume that the SiO2 is effectively transparent. The transparency of SiO2 in 
this region has been confirmed experimentally by others.12 On the other hand, we find that the optical 
depth for doped Si is much smaller and is of the order of ~10 μm, since the emission spectrum over the 2-
4 μm range is heavily weighted toward the longer wavelengths. Moreover, the temperature in the Si is 
highest near the Si-SiO2 interface, strongly weighing the number of IR imaged photons. Hence, we can 
assume that the IR Scope is effectively reading a thermal signal corresponding to a combination of the 
graphene temperature and that of the substrate near the Si-SiO2 interface (see sections 3-B & 3-C below). 
3-B. Finite Element Modeling of Heat Spreading in Substrate 
In order to relate the imaged temperature with the actual temperature of the graphene transistor, we 
consider the calculations and schematic in Fig. S5. The thermal resistance of the SiO2 can be written as 
Rox = tox/(koxWL) ≈ 1417 K/W underneath the monolayer GFET, where kox ≈ 1.4 Wm
-1K-1 is the thermal 
conductivity of SiO2 in this temperature range.
13 The thermal boundary resistance between graphene and 
SiO2 has recently been estimated
14 at ~10-8 m2K/W, however this is a relatively small contribution (66 
K/W or ~5%) compared to that from the 300 nm SiO2 below the graphene, and from the silicon wafer. 
 
Figure S4. Wavelength dependence of the optical depth of (left) thermally grown SiO2 calculated using 
the Lorentz-Drude oscillator model and (right) heavily doped Si using the Free Carrier Absorption theory. 
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At the same time, the SiO2 film is very thin with respect to the lateral extent of the large (W × L = 6 × 
25.2 μm2) monolayer graphene device, suggesting insignificant lateral heat spreading within the oxide. 
Thus, the “thermal footprint” of the graphene at the Si/SiO2 surface is still, to a very good approximation, 
equal to 6 × 25.2 μm2. This allows us to write another simple model for the thermal spreading resistance 
into the silicon wafer, RSi ≈ 1/[2kSi(WL)
1/2] ≈ 813 K/W, where kSi ≈ 50 Wm
-1K-1 is the thermal conductivity 
of the highly doped substrate above 70 oC temperature range.15 The ratio between the temperature rise of 
the graphene and that of the silicon surface can be estimated with the thermal resistance circuit shown in 
Fig. S5a as TG/TSi = 1 + Rox/RSi ≈ 2.9. A similar result is obtained and confirmed via finite element (FE) 
modeling of the heat spreading beneath the graphene sheet. A typical result is shown in Fig. S5b, and ver-
tical temperature cross-sections through the graphene, SiO2 and silicon are shown in Fig. S5c. The ratio 
between the temperature of the graphene and that of the Si/SiO2 interface is once again found to be ap-
proximately 3:1, for graphene sheets of our dimensions, on 300 nm SiO2 thickness. 
3-C. Real Temperature of Graphene Sheet 
When thermal imaging of the graphene (monolayer or bilayer) and the silicon substrate are initially 
calibrated at the same temperature (TG = TSi), the power or radiance over the InfraScope wavelength range 
(2–4 μm) is the sum of the radiance from the graphene (G) and the silicon substrate (Si), given by Ptot(T) 
= PG(T) + PSi(T). In general, the radiance is the integral of the emitted power per unit wavelength from 2 
to 4 μm. Hence, the surface temperature as measured by the InfraScope is a function of the radiance i.e. 
T(Ptot). When the graphene is at the same temperature as the silicon, as during calibration, PG can be neg-
lected because its emissivity (ϵG ≈ 0.023 for monolayer and 0.046 for bilayer) is much smaller than that of 
silicon (ϵSi ≈ 0.6, as obtained directly from the InfraScope). Hence, the emissivity as measured by the In-
fraScope is that of silicon at the same temperature. 
However, when the temperature of the graphene increases during Joule heating (TG > TSi), the radia-
tion power from the graphene begins to contribute to the detected power in the InfraScope as shown in 
Figs. S6a (monolayer graphene) and b (bilayer graphene). But, the InfraScope still measures a single sur-
face temperature T based on the total power emitted by the graphene and the Si surfaces with a single ca-
librated emissivity (of Si) (see Figs. S6c and d). When the GFET undergoes Joule heating, we estimate 
the graphene temperature rise to be roughly RΔT ~2.9 times the temperature rise in silicon, as discussed in 
Section 3-B above. Thus, TG = TStage + ΔTG = TStage + RΔT ΔTSi and TSi = TStage + ΔTSi where TStage is the 
 
Figure S5. Modeling heat dissipation from graphene on SiO2. (a) Schematic of graphene on tox = 300 nm SiO2. The 
thermal resistance of the oxide (Rox) and that of the silicon substrate (RSi) are given in the text. (b) Finite-element 
simulation of temperature drop across the oxide and silicon, at 0.2 mW/μm
2 graphene power density. TSi and TG 
represent the temperature rise at the graphene and silicon surface, with respect to the silicon backside. (c) Cross-
section of temperature through the oxide and silicon substrate, at two different graphene power inputs. 
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stage temperature and ΔTG and ΔTSi are the temperature rise in the graphene and in the silicon, respective-
ly. Therefore, the total radiance over the detectable wavelength range is given by Ptot(TStage+ΔTIR) = 
PG(TStage + RΔT ΔTSi) + PSi(TStage + ΔTSi) = f(ΔTG) where ΔTIR is the temperature rise measured by the In-
fraScope i.e. the total radiance is a function of ΔTSi and thus, a bijective function of ΔTG. However, the 
relationship between ΔTIR and ΔTG does not lend itself to a closed form. So, in practice, ΔTG as a function 
of ΔTIR is determined by first computing the radiance for a given ΔTIR and then finding the corresponding 
ΔTSi and ΔTG for that computed radiance. In other words, ΔTG = f
 -1(Ptot(TStage+ΔTIR)).   
Since the InfraScope still uses the Si emissivity to get ΔTIR based on Ptot, ΔTIR is always > ΔTSi. This 
occurs because the graphene introduces a contribution to the total radiance measured by the InfraScope 
when TG > TSi. As shown in Fig. S6e-f, we work backwards as explained earlier, and numerically convert 
the measured temperature to the actual temperature in the graphene based on the Planck radiation law ac-
counting for the different emissivities of three materials (monolayer, bilayer graphene, and Si), and the 
geometrical factors explained in Section 3-B. 
4. Additional Figures 
 
 
Figure S6. Radiation power density as 
a function of relevant IR wavelength (a) 
from Si and monolayer graphene (MG) 
surfaces (area: 6×25.2 μm2) and (b) 
from Si and bilayer graphene (BG) sur-
faces (area: 6×28 μm2 ) at given tem-
peratures. (c)-(d) Total emitted power 
vs. temperature of Si surface integrated 
over the wavelength range 2-4 μm from 
Si, graphene and their combination, 
where temperatures of graphene are 
obtained by 2.9(Tsi-70 oC)+70 oC. (e)-(f) 
Correspondence between real tem-
perature of graphene and Si surface vs. 
temperature read by the IR scope. 
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Figure S8. Measured R-VGD-0 (a) after high-current annealing and 
collecting IR data from Fig. 2a, where scattered points are experi-
mental data and solid curves are fit results. Numerical fitting to 
measured R-VGD-0 curves give μ0 = 3500 cm2V-1s-1 (npd =1.45×1011 
cm-2 V), showing that repeated thermal cycling did not significantly 
affect the sample properties. 
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in Fig. 2a
  
Figure S7. (a) ID-VSD curve (scattered points) at VGD-0 = -33 V (a highly hole doped region) of monolayer GFET, which 
is fitted by two cases: without phonon scattering (blue curve) and with phonon scattering (red curve). (b) R-VSD curve 
(scattered points) corresponding to (a), where blue and red curves are fit result without and with phonon scattering, 
respectively. Here, we used μ0 = 3780 cm2V-1s-1 and npd =1.15×1011 cm-2 V to fit the R-VGD-0 curve for the calculations. 
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